A high-speed and high-accuracy continuous-time common-mode feedback block (CMFB) is presented. To satisfy speed and accuracy requirements, some modi¯cations have been applied on di®erential di®erence ampli¯er (DDA) CMFB circuit. The proposed method is applied to a folded cascode op-amp with power supply of 3.3 V. In order to verify the proposed circuit, simulations are done in 0.35 m standard CMOS technology. In the worst condition when the output common-mode (CM) voltage is initialized to VCC or GND, only 1.1 ns is required to set the output CM voltage on the desired level. Also in a wide range of input CM voltage variations, the deviation of the output CM voltage from reference voltage is less than 6 mV, so simulation results con¯rm the expected accuracy and speed while simultaneously the proposed CMFB circuit preserves other characteristics of DDA CMFB circuit such as unity gain frequency, 3-dB bandwidth, phase margin and linearity.
Introduction
By scaling down of CMOS technology, supply voltages and transistors channel length are shrunk. 1 This improves e±ciency of digital circuits; however, in analog circuits reduction of the voltage headroom will restrict the output swing of the op-amps. Dynamic range of op-amps can be improved by using fully di®erential structures. 2 Fully di®erential op-amps have many advantages over their single-ended counterparts, such as: (1) larger output voltage swing for a given voltage rail, (2) better immunity to supply and common-mode (CM) noise and (3) lower even-order harmonics. On the other hand, doubling in most parts of the circuit and requiring additional negative feedback control circuit, referred to as the CM feedback circuit, are disadvantages of fully di®erential structures. Using fully di®erential op-amps in a feedback application, applied feedback determines di®erential signal voltages, but does not a®ect CM output voltage. Therefore, it is necessary to add a common-mode feedback block (CMFB) circuit to stabilize voltage at a proper CM voltage that maximizes the op-amp output swing. Figure 1 illustrates conceptual architecture of the CMFB. 3 The basic idea in this gure is to sense the level of the output CM voltage, compare it with a reference voltage and feedback the CM correction signal to the ampli¯er. The correction signal is a function of di®erence between output CM signal and the reference voltage. There are two approaches to design CMFB circuits. One is the continuous-time and the other is the switched-capacitor. Although switched-capacitor CMFB (SC-CMFB) circuits do not impose any limitation on the output swing of the op-amp and have enough accuracy and low static power consumption, they reduce op-amp's unity gain frequency and slew rate and also occupy large area. 4 Moreover, SC-CMFBs su®er from clock feed-through and channel charge injection errors and increase op-amp's load capacitance. Hence, SC-CMFBs are usually used in switched-capacitor applications rather than continuous-time applications. 5 In spite of the lower linearity and output swing of the continuous-time CMFB (CT-CMFB) circuits compared to the SC-CMFBs, do not load op-amp considerably and they are faster and T. M. Khaneshan et al.
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occupy smaller area. Di®erential di®erence ampli¯ers (DDAs) are common types of CT-CMFB circuits. Many CMFB circuits have already been proposed in Refs. 6-9. Also, some studies have been done in order to avoid requiring a CMFB circuit in fully di®erential circuits. 4, 10, 11 In this paper, to achieve higher speed and accuracy, some modi¯cations have been applied on the DDA CMFB circuit.
Circuit Design

Folded cascode ampli¯er
Operational ampli¯ers are important building blocks of almost all analog and mixedmode circuits, such as switched-capacitor¯lters and data converters. 12 Single stage fully di®erential op-amps are usually used to achieve higher unity gain frequency due to their fewer poles compared to the multiple stage op-amps. In these circuits, all the expected gain must be achieved in single stage. Therefore, it is better to use cascode structure. Telescopic cascode and folded cascode structures are the two possible topologies to achieve higher gain. Telescopic cascode is faster and consumes less power but limits the input CM range and the output swing. In order to alleviate mentioned drawbacks of telescopic cascode op-amps, folded cascode structure can be used. 13 Figure 2 shows a folded cascode op-amp. This structure provides better input commonmode range (CMR) and also better output swing. Furthermore, this structure allows choosing proper overdrive voltage to achieve desired unity gain frequency, without impressing the output swing. Also, it is easier to frequency compensate a folded cascode op-amp (the load capacitor operates as compensation capacitor) rather than a two stage op-amp. In this paper, PMOS transistors are used at the input stage of the op-amp due to low noise, body e®ect elimination by connecting the body to the source terminal in the n-well technology and covering negative rail (or ground) by single supply.
DDA CMFB circuit
DDA CMFB circuit shown in Fig. 3 is very common CT-CMFB circuit because it provides enough linearity and output swing. Also, it has large trans-conductance and does not imply any resistive load on the main ampli¯er. 14 To illustrate the operation of DDA CMFB circuit, it is assumed that CM voltage and reference voltage are equal and a same di®erential voltage is applied to the input of the CMFB circuit. 15 Furthermore, assuming that the common-mode gain is negligible, the currents of the di®erential pairs only depend on their di®erential input voltages. Therefore, the current of M 1C will be equal to the current of M 4C , and similarly the current of M 2C will be equal to the current of M 5C . As long as the voltage Vo þ is equal to the negative of Vo À , the current passing through the diodeconnected M 7C is constant. Therefore, the voltage across the diode-connected M 7C will not change. This means that the error correction signal produced by CMFB circuit is equal to zero and output CM voltage of the op-amp does not get a®ected. Now, assume the output CM voltage is larger than the reference voltage. This voltage decreases the currents in both M 2C and M 4C , which causes less current to be drawn from M 7C and as a result the gate voltage of M 7C will increase. Therefore, the currents of CMFB A and CMFB B are reduced, consequently the CM voltage is brought back to the reference voltage (or almost the reference voltage). To show the nonlinearity of the DDA CMFB circuit, relation between the current of M 7C and opamp's di®erential-mode output voltage should be calculated. This relation is given by Eq. (1). In App. A, the procedure for obtaining this equation is explained.
It can be seen that the current I D;M 7C contains terms that are proportional to the power of even number of the output di®erential voltage and the odd harmonics are removed. Equation (1) shows that the di®erential output voltage a®ects the current I D;M 7C which is undesirable since the ideal CMFB circuit would generate a current I D;M 7C that is related to V error but not to V od . Many papers have been published based on the extend linearity of DDA CMFB circuits such as Refs. 1 and 16. 
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DC CM gain of CMFB loop must be large enough to keep an accurate control of the CM component. It is notable that very large DC CM gain leads to stability problems. Therefore, frequency compensation needs to be considered. If the DC gain is very low then an asymmetrical swing occurs which degrades the dynamic range. Also, the di®erential gain of the CMFB circuit must be low but in DDA CMFB circuit, the CM gain is not very high due to the diode connected transistor. Hence this circuit is not very accurate and some modi¯cations must be done to enhance the gain. Using the dashed transistors shown in Fig. 3 , the gain will increase but they produce delay in the feedback signal's path. Equation (2) shows the CM gain of DDA CMFB circuit without the dashed transistors. By neglecting r ds :
With dashed transistors: CMFB circuit must be able to respond to the output CM voltage variations rapidly. The speed of the CMFB circuit is directly proportional to the time derivative of V FB :
where C FB is the sum of parasitic capacitances which are in the output of the CMFB circuit and create delay for the feedback signal. According to Eq. (4), small value of the capacitance will increase the speed of the CMFB circuit. In the best condition for DDA CMFB circuit (the dashed transistors are not considered), C FB is:
where C M 2C is the parasitic capacitance of M 2C , C M 4C is the parasitic capacitance of M 4C , C M 7C is gate-source or gate-darain capacitance of M 7C and C OP-AMP is the parasitic capacitance of each side of op-amp's output. Nevertheless, C FB is very large in DDA CMFB circuit. Particularly, the diode connected transistor's capacitance C M 7C has a large value and then, the circuit's response is very slow. Some modi¯cations must be done to decrease C FB and increase CMFB circuit's speed.
Proposed CMFB circuit
The main purpose of the proposed CMFB circuit is to increase the speed and accuracy of the conventional DDA CMFB circuit while simultaneously preserving other characteristics of the DDA circuit such as unity gain frequency, 3-dB bandwidth, phase margin and linearity. Figure 4 shows the proposed DDA CMFB circuit. This circuit has two CMFB circuits named CMFB A and CMFB B . The¯rst stage is composed of M 1A -M 7A and the second stage is composed of M 1B -M 7B . CMFB A Controls Vo þ CM voltage and CMFB B controls Vo À CM voltage. The aspect ratio and the bias current of CMFB A and CMFB B are half of the conventional DDA CMFB circuit.
In the proposed CMFB circuit, the basic idea is to remove the diode-connected transistor which applies the error correction signal to the folded cascode op-amp. The diode-connected transistor produces a large delay in the feedback signal's path. Removing this transistor, the speed of CMFB circuit will increase tremendously. Also signi¯cant increase in the DC gain is achieved. As a result, we have a high-accuracy CMFB circuit and dashed transistors are no more needed.
Similar to DDA CMFB circuit, the relation between output current of the proposed CMFB circuit and di®erential output voltage can be calculated. Table 1 shows transistor aspect ratios and Table 2 shows bias voltages of the proposed circuit.
With the same assumptions, the output current can be simpli¯ed as follows: In this circuit such as DDA CMFB circuit, we can use the proposed circuits in Refs. 1 and 17 to extend the linearity of the circuit. For the DC gain of each side we have: 
Because the negative feedback is applied to the cascode nodes, the gain of main ampli¯er and CMFB circuit are equal. Therefore high accuracy and high speed CMFB circuit will be achieved. In order to evaluate the speed of the proposed circuit according to the de¯nition expressed in DDA CMFB section,¯rst we calculate the capacitance of the output node
According to Eq. (10), the output capacitance of the proposed circuit is very low and therefore, the speed of this circuit will be high tremendously.
Simulation Results
Due to¯nite CMFB loop gain, output CM voltage is not exactly equal to the desired reference voltage. Therefore, according to Eq. (6), the op-amp di®erential mode output, a®ects the current I CMFB A (similarly I CMFB B ) and causes output CM voltage not to be constant. First, to verify the accuracy of Eq. (6), it is simulated in MATLAB and the results are compared with I CMFB which is obtained from SPICE simulation. The simulation parameters are k ¼ As it can be seen in Fig. 5 , the SPICE simulation result shows a good matching to the MATLAB result. The di®erence between grass level of the SPICE and MATLAB results is due to that the MATLAB simulation uses Eq. (6) which has an ideal behavior but in SPICE simulation other non-idealities can a®ect the I CMFB linearity.
In order to evaluate the performance of the proposed DDA CMFB circuit, it is realized in a folded cascode fully di®erential op-amp. accuracy of CMFB. 18 This is shown in Fig. 7 . As the simulation result shows, the maximum deviation of the output CM voltage is found to be very small, e.g., about 0.5 mV for 1.65 V of the input CM voltage. Therefore, the proposed CMFB circuit has a high accuracy and in a wide range of the input CM voltage variation can¯x the output CM voltage in the desired level.
Comparison of frequency response of the proposed circuit with frequency response of the conventional DDA CMFB circuit shows that the bandwidth of the proposed circuit is the same as the conventional one. Therefore bandwidth of the system depends on topology of the op-amp and the proposed circuit has no negative impact on it. 
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The output di®erential-mode voltage spectrum of the op-amp is shown in Fig. 8 . Applying a 19.72 MHz sinusoidal input with the amplitude of 2 mV results in an output THD less than À58 dB (input level À71 dB). Figure 9 shows transient response of the output CM voltage for 10% variation of bias voltages, 2% variation of transistors threshold voltage and temperature variation from À55 C to 70 C, respectively.
Also Fig. 10 shows the transient response of the output CM voltage for the proposed circuit by applying the above-mentioned three kinds of the variances simultaneously. As it can be seen, the transient response of the proposed circuit in this condition con¯rms the expected accuracy and speed.
Layout of the proposed circuit is depicted in Fig. 11 (a) and post layout simulation is shown in Fig. 11(b) . Simulation results verify that despite these possible variations, proposed circuit provides expected performance. Also post layout simulation shows that the proposed circuit can work correctly and e±ciently. Also, power consumption of the proposed CMFB circuit is the same as the conventional DDA CMFB circuit and this circuit does not impose power overhead. Table 3 summarizes the performance of the proposed CMFB circuit and compares it to the several reported works. It can be observed that the proposed architecture is very fast and also it can achieve a high accuracy. Also, the other characteristics of the proposed CMFB circuit such as the unity gain frequency, DC gain, phase margin, power consumption, are the same as the conventional DDA CMFB circuit and proposed CMFB circuit has no negative impact on them.
Appendix A. Nonlinearity of the DDA CMFB Circuit
To show the nonlinearity of the DDA CMFB circuit, relation between the current of M 7C and op-amp's di®erential-mode output voltage should be calculated. For simpli¯cation, it is assumed that all transistors are in the saturation region. Neglecting the second order e®ects, the drain current of the MOS transistor is given by the following expression:
where n is the e®ective carrier mobility, W is the gate width, L is the gate length, C ox is the gate oxide capacitance per unit area and V T is the threshold voltage of the MOS transistor. Considering the nonlinearity analysis derived from Refs. 1 and 16 and assuming that the di®erential pairs and current sources are matched due to the similarity of M 1C , M 2C , M 4C and M 5C , Substituting Taylor series for the square root terms of Eq. (A.9) and keeping the¯rst four terms in the series yields:
ðA:10Þ
